HCAL Front End Electronics


H C A L


CMS Week

December, 2001




FE/DAQ Readout









FE Channels







FE Status



Past 6 months

- Tested proto CCA Asic looks good
- Tested proto QIE Asic
 - Does not run at 40MHz (easy fix)
 - Noise levels under study
 - 4000e- rms with soldered coax connections btw HPD and QIE
- HB Backplane layout complete
- Proto GOL (serializer) tested OK
 - Gigabit Ethernet protocol
 - 1600 Mbits/s
- Proto VCSEL and custom package tested ok
- Rad qualified "glue" logic parts



QIE Description

QIE

Charge Integrator Encoder

4 stage pipelined device (25ns per stage)

charge collection

settling

readout

reset

Inverting (HPDs) and Non-inverting (PMTs) Inputs

Internal non-linear Flash ADC

Outputs

5 bit mantissa


2 bit range exponent

2 bit Cap ID

5



QIE Specification




QIE Design Specifications

- Clock > 40 MHz
- Must have inverting and non-inverting inputs
- Charge sensitivity of lowest range 1fC/LSB
 - In Calibration Mode 1/3 fC/LSB
- Maximum Charge 9670 fC/25ns
- 4500 electrons rms noise
- FADC Differential Non-Linearity < .05 LSBs



CMS QIE Status



Full chip submitted 3/13/01

Received 5 wafers 6/1/01

Testing shows chip fully functional


- Chip does not run at 40 MHz
- Noise as a function of input capacitance being studied
- Noise of 4000e- rms achieved with soldered coax connections btw HPD and QIE

Goal is to submit production part by end of December '01




QIE under test


H C A






QIE Test Results











QIE Test Results







Channel Control ASIC




The CCA provides the following functions:

- The processing and synchronization of data from two QIEs,
- The provision of phase-adjusted QIE clocking signals to run the QIE charge integrator and Flash ADC,
- Checking of the accuracy of the Capacitor IDs, the Cap IDs from different QIEs should be in synchronization,
- The ability to force the QIE to use a given range,
- The ability to set Pedestal DAC values,
- The ability to issue a test pulse trigger,
- The provision of event synchronization checks a crossing counter will be implemented and checked for accuracy with every beam turn marker,
- The ability to send a known pattern to the serial optic link,
- The ability to "reset" the QIE at a known and determined time,
- And, the ability to send and report on any detected errors at a known and determined time.



CCA Status



CCA submitted June 25, 2001 25 parts back Oct 11, 2001 Chips under test

- Problem with reads/writes to internal registers
- Problem with writes fixed with repair on chip (jumped out inverter)
- Problem with reads under study
- Other than reads, the CCA appears to be fully functional

Goal is to submit production chip by year end




CCA ASIC Repair

Н

C


A

L





HB RBX Assembly






RBX Interior -- HV distributor and backplane



HB Backplane



Backplane

- ~87 CM LONG
- Provides Power
- Distributes 40 MHz Clock (3 load max)
- Provides path for RBXbus (serial communication bus)
- Temperature feedback

HB Backplane is ready for production Bids are currently being taken Backplanes will be back ~Feb '02



GOL Design Specifications



Synchronous (constant latency)

Transmission speed

- fast: 1.6 Gbps , 32 bit data input @ 40 MHz
- slow: 0.8 Gbps , 16 bit data input @ 40 MHz

Two encoding schemes


- G-Link
- Fiber channel (8B/10B)


Interfaces for control and status registers

- 12C
- JTAG



Gigabit link (G-Link, 8B/10B optional)








GOL Testing

Н С А





GOL Test Board

H C


Α

L





GOL Test Results



GOL Configuration


- 32 bit mode
- 1.6 Gb/s
- Gigabit Ethernet Protocol

Data sent to TI TLK2501 Evaluation Board

- GOL clock is set to 45 MHz this is a clock driven by fxn generator – not TTCrx (GOL known not to work with TTCrx clock at 1.6Gb/s)
- Data is alternating 0xAAAA AAAA and 0x5555 5555
- The RX_ER (receive error) Flag on the Eval board is monitored
- No errors detected in 8+ hours of running



Optical Transmitter



HCAL is studying the use of a commercial VCSEL with custom packaging for use as an optical driver


VCSEL operates at 850nm -> multimode fiber solution

The Tracker's solution of a Laser Transmitter is under study

 Laser Transmitter operates at 1300nm->allows single mode fiber operation



VCSEL Selection




HFE4086-001

VCSEL Components, Data Communications, Flat Window Pillpack, Unattenuate optics, no back monitor photodiode

FEATURES

- Designed for drive currents between 5 mA and 15 mA
- Optimized for low dependence of electrical properties over temperature
- High speed > 1 Ghz
- Miniature flat-window, pill-pack package


MOUNTING DIMENSIONS (for reference only): in./(mm)









VCSEL Packaging








VCSEL Test Block Diagram








Prototype VCSEL Package

H C A L






VCSEL Test

H C


Α

L





VCSEL Test Results



VCSEL Test Data Path

- Pseudorandom Data sent from TI TLK2501 Evaluation Board;
- Through Maxim VCSEL driver;
- Through custom VCSEL package;
- Through 250 feet of optic cable
- Back to TI TLK2501 Eval Board
- Serializer clock is set to 85 MHz
 - The RX_ER (receive error) Flag on the Eval board is monitored
 - No errors detected in 8+ hours of running



Tracker Laser Transmitter

I

C


Α

Ι

Laser Transmitters

Evolution of devices

- Manufacturer contacts built up
 - Many manufacturers during project lifetime
 - Confident that most-suitable device chosen
 - Invitation to Tender complete winner known (ST Microelectronics)
- Final transmitter die commercially available (Mitsubishi COTS component)
- Final transmitter package based upon commercial package
 - Very similar submount used in other packaging applications
- Form factors & modularity now matched to Tracker application
 - Low mass, compact, non-magnetic



http://cern.ch/cms-tk-opto

Tracker Optical Links: Components/Link Systems/Cabling

W.






2001

H C A L

Production Schedule




December CMS Week 2001 29

Conclusion



FE Module Production







Production Schedule - HB

										2002						200	3				
ID	Task Name	Start	Duration	Mar	May	Jul	Sep	Nov	/	Jan	Mar	May	Jul	Sep	o No	v Ja	n Mar	r	May	Jul	Sep
2	Produce 38 HB RBXs	Mon 10/1/01	305 days						=						_	'					
3	Manufacture HB Readout Boxes (RBX)	Mon 10/1/01	20 days					h I													
4	Assemble HB RBXs	Mon 10/29/01	40 days						ь	l tech	1 for 36 w	vorking	days	> 1 RBX	Cper da	у					
5	Ship HB RBXs to FNAL	Mon 12/24/01	5 days						1												
6	Install Backplanes in HB RBXs	Mon 11/4/02	20 days													1 tech	for 18 da	ıys			
7	Manufacture 144 RM-19	Tue 5/15/01	114 days		-		_	,													
8	Manufacture 152 RM-19 parts	Mon 9/3/01	30 days																		
9	Manufacture 160 ODU-19 parts	Tue 5/15/01	40 days			h															
10	Ship ODU-19 parts to Notre Dame	Fri 5/25/01	40 days																		
11	Ship RM-19 parts to Fermilab	Mon 10/15/01	5 days																		
12	Assemble 00Us	Fri 6/1/01	91 days				_														
13	Assemble ODU-19	Fri 6/1/01	60 days													İ					
14	Ship ODU-19 to Fermilab	Mon 10/1/01	5 days				1														
15	Manufacture/Test HPDs	Mon 2/4/02	150 days							Ŧ				•							
16	Test Hybrid Photodetectors (HPDs)	Mon 2/4/02	130 days											~6 HPD:	s per w	eek					
17	Ship HPDs to Fermilab	Mon 4/1/02	110 days								>			~6 H	IPDs pe	r week					
18	Readout Module Assembly	Mon 11/18/02	53 days												•	+	,				
19	Checkout Front end electronics modules(qty 432)	Mon 11/18/02	48 days												r		1.5 tech	s for	48 w	rking	days
20	Assemble 144 RMs	Mon 11/25/02	48 days												4		3 techs	for	18 wo	king (ays
21	RBX Integration at FNAL	Mon 12/2/02	58 days												J	+	▼				
22	Install/Checkout RMs in RBX	Mon 12/2/02	48 days												H	į	1/2 tec	h for	48 da	/s	
23	Burn-in RBXs	Mon 12/9/02	48 days												4		1/2 te	ch fa	r 48 d	iys	
24	Ship RBXs to CERN	Mon 12/16/02	48 days																		
25	RBX Integration at CERN	Mon 12/30/02	63 days													—	_				
26	Receive RBXs	Mon 12/30/02	48 days													,					
27	Test RBXs	Mon 1/6/03	48 days													4	11	phys	icist,2	tech f	for 48 da
28	Install and Cable RBXs	Mon 1/13/03	48 days																		
29	Test Installed RBX	Mon 1/20/03	48 days													4					
30	Milestone - done with HB by April 30 '03	VVed 4/30/03	1 day									Done	with I	IB RBX	produc	tion/ins	tallation	•	4/30		
31	Produce 38 HE RBX	Thu 11/1/01	180 days				1	•			_							Ť			




Production Schedule - HE


H C A L

									2002						2003				
ID	Task Name	Start	Duration	Mar	May	Jul	Se	p Nov	Jan	Mar	May	Jul	Sep	Nov	Jan	Mar	May	Jul	Sep
31	Produce 38 HE RBX	Thu 11/1/01	180 days							7									
32	MFR HE RBX	Thu 11/1/01	20 days																
33	Assemble HE RBX	Mon 12/17/01	38 days					1											
34	Ship HE RBX to Fermilab	Fri 2/15/02	5 days						Ĭ	1									
35	Install Backplanes in HE RBX	Fri 2/22/02	19 d a ys																
36	Manufacture 144 RM-19	Mon 9/3/01	78 days				•	_											
37	Manufacture 152 RM-19 parts	Thu 11/1/01	30 days																
38	Manufacture 160 ODU-19 parts	Mon 9/3/01	40 days																
39	Ship ODU-19 parts to Notre Dame	Mon 9/10/01	40 days				•												
40	Ship RM-19 parts to Fermilab	Thu 12/13/01	5 days						7										
41	Assemble OBUs	Mon 9/17/01	91 days				V												
42	Assemble ODU-19	Mon 9/17/01	80 days						<u>.</u>										
43	Ship ODU-19 to Fermilab	Tue 1/15/02	5 days						1										
44	Manufacture/Test HPDs	Mon 8/5/02	150 days									T			 	7			
45	Test Hybrid Photodetectors (HPDs)	Mon 8/5/02	130 days													HPDs (oer wee	k	
46	Ship HPDs to Fermilab	Mon 9/30/02	110 days										-			~6 HP	Ds per v	reek	
47	Readout Module Assembly	Thu 1/23/03	53 days												-	_			
48	Checkout Front end electronics modules(qty 432)	Thu 1/23/03	48 days													1.	5 techs	for 48 v	working
49	Assemble 144 RMs	Thu 1/30/03	48 days													3	techs fo	or 48 w	orking
50	RBX Integration at FNAL	Thu 2/6/03	58 days														7		
51	Install/Checkout RMs in RBX	Thu 2/6/03	48 days												 		1/2 tech	for 48 c	iays
52	Burn-in RBXs	Thu 2/13/03	48 days												 		1/2 tech	for 48	days
53	Ship RBXs to CERN	Thu 2/20/03	48 days												 				
54	RBX Integration at CERN	Thu 3/6/03	63 days					•								_	_		
55	Receive RBXs	Thu 3/6/03	48 days												L	•			
56	Test RBXs	Thu 3/13/03	48 days													X	1 ph	ysicist	,2 tech 1
57	Install and Cable RBXs	Thu 3/20/03	48 days														_		
58	Test Installed RBX	Thu 3/27/03	48 days													→			
59	Milestone - done with HE by end of June 25 '03	VVed 6/25/03	1 day									Done	with HE	RBX pro	: oduction	n/instal	lation 👍	6/25	
60	HF Electronics Production	Tue 4/1/03	30 days						•								•		




Production Schedule – HF/HO







FE – What's Next



Next 6 months

- Submit production CCA
- Submit production QIE
- Build ASIC chip testers
- Purchase GOL serializers
- Purchase rad hard Voltage Regulators (RD49)
- Choose VCSEL or "Tracker Laser Transmitter"
- Design 6 channel FE card for test beam
- Design 6 channel FE card for production
- Build card tester
- Prototype Clock and Control Module (CCM)